• Skip to main content
  • Skip to secondary menu
  • Skip to primary sidebar

交大 307 實驗室

Mixed-Signal, Radio-Frequency, and Beyond

  • Home
  • About
    • 天下雜誌報導
    • 今周刊報導
    • Data Converter ICs
    • Power Management ICs
    • ESD Protection
    • Radio-Frequency VLSI
  • Faculty
    • 吳重雨
    • 吳介琮
    • 柯明道
    • 陳巍仁
    • 郭建男
    • 胡樹一
    • 王毓駒
    • 陳柏宏
  • Curriculum
  • Resources
  • Admission
    • Admission:Faculty

admin

2013 VLSI Design/CAD Symposium

2013/05/02 By admin

會議名稱: VLSI Design/CAD Symposium 會議日期: 2013/08/06 – 2013/08/09 會議地點: 高雄義大皇冠假日飯店 Important dates 2013/05/24 Deadline for Submission of Papers 2013/06/27 Notification of Paper Acceptance Conference website: http://www.ticd.org.tw/vlsicad2013 … [Read more...] about 2013 VLSI Design/CAD Symposium

2013 International SoC Design Conference (ISOCC)

2013/05/02 By admin

會議名稱: International SoC Design Conference (ISOCC) 會議日期: 2013/11/17 – 2013/11/19 會議地點: BEXCO Convention Hall, Pusan, Korea Important dates 2013/07/21 Deadline for Submission of Papers 2013/09/01 Notification of Paper Acceptance Conference website: http://www.isocc.org … [Read more...] about 2013 International SoC Design Conference (ISOCC)

2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)

2013/05/02 By admin

會議名稱: IEEE Asian Solid-State Circuits Conference (A-SSCC) 會議日期: 2013/11/11 – 2013/11/13 會議地點: Resorts World Convention Centre, Singapore Important dates 2013/06/12 Deadline for Submission of Papers 2013/08/19 Notification of Paper Acceptance 2013/09/16 Deadline for nal paper submission Conference website: http://www.a-sscc2013.org … [Read more...] about 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)

A 10-Bit 300-MS/s Pipelined ADC with Digital Calibration and Digital Bias Generation

2013/02/23 By admin

A 10-bit pipelined ADC was fabricated using a 65 nm CMOS technology. To reduce power consumption, switching opamps are used. These switching opamps are designed to have a short turn-on time. Digital background calibration is employed to correct the A/D conversion error caused by the low dc gain of the opamps. The biasing voltages in each opamp are automatically generated using … [Read more...] about A 10-Bit 300-MS/s Pipelined ADC with Digital Calibration and Digital Bias Generation

2013 IEEE International Solid-State Circuits Conference (ISSCC)

2012/08/21 By admin

會議名稱: IEEE International Solid-State Circuits Conference (ISSCC) 會議日期: 2013/2/17 - 2013/2/21 會議地點: SAN FRANCISCO MARRIOTT MARQUIS HOTEL, SAN FRANCISCO, CA, U.S.A. Important dates 2012/09/10 Deadline for Submission of Papers 2012/10/15 Notification of Paper Acceptance Conference website: http://isscc.org … [Read more...] about 2013 IEEE International Solid-State Circuits Conference (ISSCC)

« Previous Page
Next Page »

Primary Sidebar

National Chiao-Tung University · Copyright © 2023 · Log in