• Skip to main content
  • Skip to secondary menu
  • Skip to primary sidebar

交大 307 實驗室

Mixed-Signal, Radio-Frequency, and Beyond

  • Home
  • About
    • 天下雜誌報導
    • 今周刊報導
    • Data Converter ICs
    • Power Management ICs
    • ESD Protection
    • Radio-Frequency VLSI
  • Faculty
    • 吳重雨
    • 吳介琮
    • 柯明道
    • 陳巍仁
    • 郭建男
    • 胡樹一
    • 王毓駒
    • 陳柏宏
  • Curriculum
  • Resources
  • Admission
    • Admission:Faculty

A CMOS-Process-Compatible Low-Voltage Junction-FET With Adjustable Pinch-Off Voltage

2018/01/17 By ctsai37

A novel horizontal n-channel junction field effect transistor (n-JFET) device is proposed and verified in a 0.25-µm bulk CMOS process. This horizontal JFET consists of alternating n- and p-regions formed by using the P-type electro-static discharge (ESD) implantation. P-type ESD implantation has been an optional and commonly well supported process step by most of foundries to improve ESD robustness of the I/O devices. Device parameters such as the pinch-off voltage (VP) and the zero-bias drain current (IDS0) of the proposed n-JFET device can be modified by adjusting the P+ separation (L) in the layout. With the adjustable pinch-off voltages, this device can be used for different circuit applications. The 2-D device simulations with technology computer aided design are used to analyze the depletion region and to verify the pinch-off voltage under different L values. The pinch-off voltage remains almost unchanged with the temperature variations. In addition, SPICE simulation results show good agreement with the experimental silicon (Si) data in term of ID–VD and ID–VG.

Publication: K Nidhi, MD Ker, “A CMOS-Process-Compatible Low-Voltage Junction-FET With Adjustable Pinch-Off Voltage,” IEEE Trans. Electron Devices, vol. 64, no. 7, pp. 2812-2819, Jul. 2017.

Filed Under: 研究成果

Primary Sidebar

National Chiao-Tung University · Copyright © 2022 · Log in